Races, missed next-state values due to long paths, and metastability can result from corrupted clock signals. This post describes the challenges of clock network and clock jitter analysis in more ...
As higher resolution data converters that can perform direct IF sampling come to market, system designers need help making performance-versus-cost trade-off decisions on low-jitter clock circuits.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback