Balancing yield and test is essential to semiconductor manufacturing, but it’s becoming harder to determine how much weight to give one versus the other as chips become more specialized for different ...

Manual and automated IC-layout tools are integrated in the PEYE Yield Finder analysis software. The combined yield-driven, standard-cell, design optimization flow facilitates the application of design ...